

## Description


### JMT P-channel Enhancement Mode Power MosFET

#### Features

- -12V, -7A  
 $R_{DS(ON)} < 21m\Omega @ V_{GS} = -4.5V$   
 $R_{DS(ON)} < 26m\Omega @ V_{GS} = -2.5V$
- Advanced Trench Technology
- Excellent  $R_{DS(ON)}$  and Low Gate Charge
- Lead Free

#### Applications


- Load Switch
- PWM Application
- Power Management



SOT-23-3L Top View



Marking and Pin Assignment



Schematic Diagram

## Package Marking and Ordering Information

Device Marking	Device	Outline	Package	Reel Size	Reel(pcs)	Per Carton (pcs)
2333A	JMTJ2333A	TAPING	SOT-23-3L	7"	3000	120000

## Absolute Maximum Ratings (@ $T_A = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Value	Units
$V_{DS}$	Drain-to-Source Voltage	-12	V
$V_{GS}$	Gate-to-Source Voltage	$\pm 12$	V
$I_D$	Continuous Drain Current	$T_A = 25^\circ\text{C}$	-7
		$T_A = 100^\circ\text{C}$	-4.4
$I_{DM}$	Pulsed Drain Current <sup>(1)</sup>	-28	A
$P_D$	Power Dissipation	$T_A = 25^\circ\text{C}$	2.9
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient <sup>(2)</sup>	94	$^\circ\text{C}/\text{W}$
$T_J, T_{STG}$	Junction & Storage Temperature Range	-55 to 150	$^\circ\text{C}$



## Electrical Characteristics (T<sub>J</sub> = 25°C unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>Off Characteristics</b>						
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> = -250μA, V <sub>GS</sub> = 0V	-12	-	-	V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -12V, V <sub>GS</sub> = 0V	-	-	-1.0	μA
I <sub>GSS</sub>	Gate-Body Leakage Current	V <sub>DS</sub> = 0V, V <sub>GS</sub> = ±12V	-	-	±100	nA
<b>On Characteristics</b>						
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250μA	-0.5	-0.7	-0.9	V
R <sub>DS(ON)</sub>	Static Drain-Source ON-Resistance <sup>(3)</sup>	V <sub>GS</sub> = -4.5V, I <sub>D</sub> = -7A	-	16	21	mΩ
		V <sub>GS</sub> = -2.5V, I <sub>D</sub> = -5A	-	20	26	mΩ
<b>Dynamic Characteristics</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> = 0V, V <sub>DS</sub> = -6V, f = 1MHz	-	1821	-	pF
C <sub>oss</sub>	Output Capacitance		-	201	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		-	169	-	pF
Q <sub>g</sub>	Total Gate Charge	V <sub>GS</sub> = -4.5V V <sub>DS</sub> = -6V, I <sub>D</sub> = -3A	-	10.5	-	nC
Q <sub>gs</sub>	Gate Source Charge		-	3.4	-	nC
Q <sub>gd</sub>	Gate Drain("Miller") Charge		-	2.2	-	nC
<b>Switching Characteristics</b>						
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>GS</sub> = -4.5V, V <sub>DD</sub> = -6V I <sub>D</sub> = -3A, R <sub>GEN</sub> = 3Ω	-	7	-	ns
t <sub>r</sub>	Turn-On Rise Time		-	17	-	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		-	83	-	ns
t <sub>f</sub>	Turn-Off Fall Time		-	36	-	ns
<b>Drain-Source Diode Characteristics and Max Ratings</b>						
I <sub>S</sub>	Maximum Continuous Drain to Source Diode Forward Current		-	-	-7	A
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current		-	-	-28	A
V <sub>SD</sub>	Drain to Source Diode Forward Voltage	V <sub>GS</sub> = 0V, I <sub>S</sub> = -7A	-	-	-1.2	V
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> = -3A, di/dt = 80A/μs	-	11	-	ns
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge		-	2	-	nC

- Notes:
1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature.
  2. R<sub>θJA</sub> is measured with the device mounted on a 1inch<sup>2</sup> pad of 2oz copper FR4 PCB
  3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 0.5%.

## Typical Performance Characteristics

Figure 1: Output Characteristics




Figure 2: Typical Transfer Characteristics




Figure 3: On-resistance vs. Drain Current




Figure 4: Body Diode Characteristics




Figure 5: Gate Charge Characteristics





Figure 6: Capacitance Characteristics



## Typical Performance Characteristics

Figure 7: Normalized Breakdown voltage vs. Junction Temperature




Figure 8: Normalized on Resistance vs. Junction Temperature




Figure 9: Maximum Safe Operating Area




Figure 10: Maximum Continuous Driand Current vs. Ambient Temperature




Figure 11: Normalized Maximum Transient Thermal Impedance









Figure 12: Peak Current Capacity





## Test Circuit





**Figure 1: Gate Charge Test Circuit & Waveform**



**Figure 2: Resistive Switching Test Circuit & Waveform**




**Figure 3: Unclamped Inductive Switching Test Circuit & Waveform**



**Figure 4: Diode Recovery Test Circuit & Waveform**

## Package Mechanical Data(SOT-23-3L)



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	-	-	1.25
* A1	0.02	-	0.10
* A2	1.05	1.10	1.15
A3	0.65	0.70	0.75
* b	0.30	0.35	0.45
* c	0.127 BSC		
* D	2.87	2.92	2.97
* E	2.72	2.80	2.88
* E1	1.55	1.60	1.65
* e	1.85	1.90	1.95
* L	0.32	0.40	0.48
* L1	0.55	0.60	0.65
R	0.10 REF		
R1	0.12 REF		
* $\theta$	0	--	8°
$\theta_1$	8°	10°	12°
$\theta_2$	10°	12°	14°

Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co.,Ltd assumes no responsibility for the consequences of use without consideration for such information nor use beyond it. Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement. Products and information provided in this document have no infringement of patents. Jiangsu JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.

is a registered trademark of Jiangsu JieJie Microelectronics Co.,Ltd.  
Copyright ©2023 Jiangsu JieJie Microelectronics Co.,Ltd. Printed All rights reserved.