

# **Solid DBC Modules**

Rev.2.5 Oct.20 2023

# DBC045C/xxKQ-KGxB

### Description

- 1) Components adopt vacuum welding to well control void and rated voltage up to 1600V.
- 2) A package of two inverse parallel SCRs.
- 3) Thyristor chips are welding on the ceramic copper clad laminate, products with high electricity ability, excellent heat dissipation ability.

# **Typical Application**

Constant temperature system, CNC machine, remote control system, lighting control, power compensation and so on.

		Symbol	Va			
Parameter	Parameter Test Conditions		12	16	Unit	
Operating junction temperature range		TJ	-40~+125		°C	
Repetitive peak off-state voltage	<b>T</b> J <b>=25</b> ℃	Vdrm	1200 1600		V	
Repetitive peak reverse voltage	<b>T</b> J <b>=25</b> ℃	Vrrm	Vrrm 1200 1		V	
Non-repetitive peak off-state voltage	<b>T</b> J <b>=25</b> ℃	Vdsm	1300	1700	V	
Non-repetitive peak reverse voltage	T <b>J=25</b> ℃	Vrsm	1300	1700	V	
Average on-state current	Tc <b>=80</b> ℃	I <sub>T(AV)</sub>	4	.5	А	
RMS on-state current	Tc=80℃	I <sub>T(RMS)</sub>	70		А	
Non-repetitive surge peak on-state current	tp=10ms Vr=0.6Vrrm	Ітѕм	900		А	
l <sup>2</sup> t value for fusing	t <sub>P</sub> =10ms V <sub>R</sub> =0.6V <sub>RRM</sub>	l²t	4050		A <sup>2</sup> s	
Critical rate of rise of on-state current	IG=2×IGT	di/dt	150		A/µs	

#### Absolute Maximum Ratings (Packaged into modules, unless otherwise specified, T<sub>CASE</sub>=25°C)

#### **Electrical Characteristics** (Packaged into modules, unless otherwise specified, T<sub>CASE</sub>=25°C)

Parameter	Test Conditions	Symbol	Values	Unit
Peak on-state voltage	I⊤м=135A,t⊵=380µs	Vтм	≤1.8	V
Repetitive peak off-state current	V <sub>D</sub> =V <sub>DRM</sub> Tc=25℃ Tc=125℃	Idrm1 Idrm2	≤50 ≤10	μA mA



# Solid DBC Modules

	V <sub>R</sub> =V <sub>RRM</sub>			
Repetitive peak reverse current	Tc=25℃	I <sub>RRM1</sub>	≤50	μA
	Tc=125℃	IRRM2	≤10	mA
Triggering gate current	$V_D=12V R_L=30\Omega$	lgт	10-80	mA
Latching current	Ig=1.2 Ідт	ΙL	≤250	mA
Holding current	IT=1A	Н	≤150	mA
Triggering gate voltage	$V_D=12V R_L=30\Omega$	V <sub>GT</sub>	≤1.3	V
Non triggering gate voltage	<b>V</b> D <b>=V</b> DRM <b>Т</b> J <b>=125</b> °С	$V_{\text{GD}}$	≥0.2	V
Critical rate of rise of voltage	V <sub>D</sub> =2/3V <sub>DRM</sub> TJ=125℃ Gate Open	dv/dt	≥1000	V/µs

# **Mechanical Characteristics**


Chip size	7.	6mm×	7.6mr	n				
Module size	27	′mm×	17mm					
Terminal height	19	).2mm	1					
Solder composition and melting point of DBC			compo point>			.5%Sr	15%Ag	<b>j</b> 2.5%;
		Ref	Dimensions Millimeters Inches					
			Min	Тур	Max	Min	Тур	Max
		А	3.7	4	4.3	0.146	0.157	0.169
		В	14.5	15	15.5	0.571		0.610
		C	3.7	4	4.3			0.169
		D		10.65			0.419	
		Е		1			0.039	
		F			19.2			0.756
A2 A2		G			19.2			0.756
		Н	0.73	0.93	1.13	0.029	0.037	
		I			6			0.236
		J	0.65	1.15	1.65	0.026	0.045	0.065
		к	4.15	4.65	5.15			0.203
		L			6.2			0.244
		М	26.7	27	27.3	1.051	1.063	1.075
		Z	16.7	17	17.3			0.681
		0	2.9	3.4	3.9		0.134	0.154
		Р	1.67	2.17	2.67	0.066	0.085	0.105
DBC045C/xxKQ-KGxB		-						
A2(K1) G1 G2 K2(A1)								
symbol								



# Solid DBC Modules

### **Soldering Process Requirements**

a. Hand soldering iron welding				
Soldering temperature	<b>≤260</b> °C			
Soldering time	≤10s			
b. Wave soldering (see figure at right)				
Preheating temperature	<b>≤125</b> ℃			
Preheating time	≤100s			
Soldering temperature	<b>≤260</b> °C			
Soldering time	≤10s			



# Working Conditions

1) No severe mechanical shock as impact and drop off in the process of transportation, storage and working of product.


2) Storage conditions

Temperature: 5~40°C

Relative humidity: ≤45%

Storage time: 3 days for the open package; 3 months for the closed package

# **Ordering Information**



Information furnished in this document is believed to be accurate and reliable. However, JieJie Semiconductor Co., Ltd. assumes no responsibility for the consequences of use without consideration for such information nor use beyond it.

Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, JieJie complies with the agreement.

Products and information provided in this document have no infringement of patents. JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.

This document is the 2.5th version which is made in 20-Oct.-2023. This document supersedes and replaces all information previously supplied.

 $\mathbf{\nabla}$  is registered trademarks of JieJie Semiconductor Co., Ltd. Copyright©2023

Semiconductor Co., Ltd. Printed All rights reserved.